我来我网
https://5come5.cn
 
您尚未 登录  注册 | 菠菜 | 软件站 | 音乐站 | 邮箱1 | 邮箱2 | 风格选择 | 更多 » 
 

calitrean



年度之星奖
性别: 帅哥 状态: 该用户目前不在线
头衔: WCDMA民工Q某 
等级: 成就辉煌
家族: 单身贵族
发贴: 11025
威望: 0
浮云: 2296
在线等级:
注册时间: 2007-01-16
最后登陆: 2023-11-19

5come5帮你背单词 [ plumber /'plΛmə/ n. 管子工,钳管工 ]


上海nsn招聘


有意者请发简历至hutiy@yahoo.cn

MWR R&D - Embedded SW Architecture

Key Responsibilities:
Responsible for defining the SW architecture and generating the use cases for the application development and testing.
Responsible for defining SW development environment
Responsible for high level specs review
Job Requirements:
Be experienced in multi-task RT and nRT OS (e.g. Windriver, Linux), C/C++, embedded system and be good at any of the following:
Be familiar with micro/network processors architecture
Be familiar with OS knowledge:
process schedule, memory management, inter-application communications, etc.
Understanding of the complex SW platforms and their challenges
Network management protocol understanding (http/SOAP, XML, SNMP)
Have C and C++ programming skill. Knowledge of SW development process
Education/Skills:
Master of Science (SW Engineering)
5 years working experience in the related area
Fluent English in both speaking and writing

MWR R&D - HW/SW integration Engineer

Key Responsibilities:
Early prototyping and debugging of the implemented HW and SW modules
Provide a good position to learn in-depth how products (HW&SW&FPGA) work as a system
Job Requirements:
2+ years of experience in the R&D of Telecommunication Networks or Communication industry. Familiar with at least two of the following protocols:
PDH, SDH, Ethernet, MPLS.
Good HW/embedded SW background and bug/fault-finding ability
Understanding of the application and target functionality and ability to give input for the development groups about the needed improvements
Motivated and be able to work hands-on in the laboratory, strong team-work and communication skills
Be able to anticipate problems and issues then recommend problem solutions
Education/Skills:
Bachelor of Science (Electrical Engineering)
Fluent English in both speaking and writing

MWR R&D - Test Automation Engineer
Key Responsibilities:
Responsible for test case automation and test script development and maintenance.
Responsible for test environment setup, test execution and automation test tool implementation. Report and analyze product's defects
Job Requirements:
3+ years of experience in the R&D of Telecommunication Networks or Communication industry. Familiar with at least PDH and Ethernet protocols.
Familiar with test tool and communication testing devices (PDH, packet data) such as Agilent, SmartBits, etc.
Experience of writing test suites (e.g. Agilent VEEE, NI TestStand, HP QuickTest, HiT) and test procedures.
Education/Skills:
Bachelor/Master of Science (Electrical Engineering)
Fluent English in both speaking and writing

MWR R&D - FPGA Design Engineer

Key Responsibilities:
Detailed logic functionality and FPGA code design/implementation.
Simulating the needed functionality
Generating the test bench environment for the verification
FPGA verification planning, validation and testing on board.
System emulation and bring-up on FPGA prototype
Job Requirements:
Knowledge of FPGA-Design and Formal Verification tools. Good VHDL (or Verilog) RTL experience
Good knowledge of Altera or Xilinx FPGA is an advantage
Block level Micro-architecture, RTL Design, Verification, Synthesis and timing.
Excellent analysis/debugging skills and using scripting languages (e.g. HiT, TCL)
Education/Skills:
Bachelor/Master of Science (Electrical Engineering)
>2 years working experience in the related area
Fluent English in both speaking and writing

MWR R&D - Embedded SW design engineer Application

Key Responsibilities:
Participate in outlining product architecture definition and derive the functional specification for FPGA functionality level.
Work as the technical point of contact on the FPGA area.
Job Requirements:
Be able to generate block level definitions and FPGA requirements for the design team
Complete understanding of the FPGA design flow.
Knowledge of FPGA-Design and Formal Verification tools. Good VHDL experience
With TDM or Packet based FPGA design experience more than 2 years.
Education/Skills:
Bachelor/Master of Science (Electrical Engineering)
>5 years working experience in the related area
Fluent English in both speaking and writing

MWR R&D - FPGA Verification Specialist

Key Responsibilities:

Participate in outlining FPGA concept and architecture definition and derive the System-on-Chip functional and design specification for FPGA functionality level.
Preparation and review of functional and design specification for FPGA
Verify logic functionality and FPGA code design/implementation.
Verification and simulation of of needed functionality on block level
System emulation and bring-up on FPGA prototype
Ensure effective testing and high quality product delivery by advanced FPGA verification planning, validation and testing on board.
Support HW/SW Bring-up and debug
Cooperate with system engineers, HW/SW development, suppliers and other relevant functions to solve technical issues for quality

Job Requirements:

3+ years of FPGA/ASIC verification experience in the R&D of Telecommunication Networks or Communication industry.
Excellent VHDL/Verilog know-how and many years of coding and modeling experience
Complete understanding of the FPGA/ASIC design flow and process.
Knowledge of FPGA/ASIC design and verification tools.
A strong background in TDM and Packet (IP/Ethernet) based telecommunication network solution
Comprehensive knowledge in the field of Carrier Ethernet (Ethernet switch etc)
Microwave radio transport and related telecommunication network solution knowhow
Detailed understanding of SDH and PDH technology and interfaces
Knowledge of the diverse controller, power and timing solutions for different telecommunication applications

Education/Skills:

Bachelor/Master of Science (Electrical Engineering)
>3 years working experience in the related area
Fluent English in both speaking and writing

MWR R&D - HW Design Engineer

Key Responsibilities:
1. Control the detailed board-level logic and schematic design including component selection according to company policies.
2. Cooperate with category managers, suppliers and other relevant functions to solve technical issues for quality
3. Supervision of layout design according to design rules. Bring-up, debug, and design characterization/verification.
4. Prepare product documentations and support to manufacturing transition.
Job Requirements:
1. 3+ years experience taking board-level products successfully from design to production
2. Design background in PDH, SDH or packet based telecommunication equipment
3. Experience in high-speed DAC and ADC, PLL, AFE, LPF and Amplifier circuit design.
4. Experience in Digital logic design (e.g. high-speed bus and clock termination and PLL clock drivers).
5. Knowledge of different kinds of power design (e.g. booster, inverter and step down converter) is a plus.
6. Familiar with the test equipments such as spectrum analyzer, network analyzer.
7. Experience with designing for manufacturability, testing and reliability.
8. Knowledge of production test concepts and the interface between development and production
9. Familiarity with standards for EMC/ESD, safety and thermal compliance.
Education/Skills:
1. Bachelor/Master of Science (Electrical Engineering)
2. Fluent English in both speaking and writing
顶端 Posted: 2009-05-20 23:07 | [楼 主]
laru



性别: 保密 状态: 该用户目前不在线
头衔: ProTerranZergg
等级: 栋梁之材
家族: 国米阵线
发贴: 710
威望: 0
浮云: 1395
在线等级:
注册时间: 2006-05-14
最后登陆: 2014-02-22

5come5帮你背单词 [ somebody /'sΛmbədi/ pron. 有人,某人 ]


Quote:
MWR R&D - FPGA Design Engineer

Key Responsibilities:
Detailed logic functionality and FPGA code design/implementation.
Simulating the needed functionality
Generating the test bench environment for the verification
FPGA verification planning, validation and testing on board.
System emulation and bring-up on FPGA prototype
Job Requirements:
Knowledge of FPGA-Design and Formal Verification tools. Good VHDL (or Verilog) RTL experience
Good knowledge of Altera or Xilinx FPGA is an advantage
Block level Micro-architecture, RTL Design, Verification, Synthesis and timing.
Excellent analysis/debugging skills and using scripting languages (e.g. HiT, TCL)
Education/Skills:
Bachelor/Master of Science (Electrical Engineering)
>2 years working experience in the related area
Fluent English in both speaking and writing
.

居然发现FPGA DESIGNER~~
顶端 Posted: 2009-05-20 23:43 | [1 楼]
laru



性别: 保密 状态: 该用户目前不在线
头衔: ProTerranZergg
等级: 栋梁之材
家族: 国米阵线
发贴: 710
威望: 0
浮云: 1395
在线等级:
注册时间: 2006-05-14
最后登陆: 2014-02-22

5come5帮你背单词 [ extinction /iks'tiŋkən/ n. 绝种,灭绝,毁灭,熄灭 ]


Quote:
引用第7楼calitrean于2009-05-21 11:35发表的  :

这些都是虚指,即使没有3年工作经验也一样有机会。
俺的第一份工作要求2年以上工作经验,俺当时还是应届生,也进去了;第二份工作要求3年以上工作经验,俺10个月工作经验,也进去了

你以为所有的人都像你这么牛B啊?
赫赫
顶端 Posted: 2009-05-21 23:39 | [2 楼]
laru



性别: 保密 状态: 该用户目前不在线
头衔: ProTerranZergg
等级: 栋梁之材
家族: 国米阵线
发贴: 710
威望: 0
浮云: 1395
在线等级:
注册时间: 2006-05-14
最后登陆: 2014-02-22

5come5帮你背单词 [ flu /flu:/ n. 流行性感冒 ]


Quote:
引用第9楼calitrean于2009-05-21 23:42发表的  :

俺哪是牛B啊,是说要试试看,试试也许还个有可能,如果试都不试,那么就只有一个不可能

我已经懒得试了
琢磨着去哪里都一样
呵呵
你说去了NSN以后又能怎么样呢?
几个以前的同事到NSN了,一个还在上海新建的IC中心
还叫我现在的同事去,给的职位是博士刚毕业的职位
结果大家都懒得动了
觉得去哪里再干这个意义不太大啊
是不是我坐井观天了?
顶端 Posted: 2009-05-21 23:47 | [3 楼]
laru



性别: 保密 状态: 该用户目前不在线
头衔: ProTerranZergg
等级: 栋梁之材
家族: 国米阵线
发贴: 710
威望: 0
浮云: 1395
在线等级:
注册时间: 2006-05-14
最后登陆: 2014-02-22

5come5帮你背单词 [ london /'lΛndən/ n. 伦敦 ]


Quote:
引用第11楼calitrean于2009-05-21 23:49发表的  :

其实大家都一样,当初刚来这家公司的时候也是,租的房子离公司只有一站路,早晨可以睡到8点半才起床,人就一下懒散了。。。如果不是公司到了今天这个地步,说实话还真不想跳。。。

我还是很羡慕跳槽多的同学
可以说别人不踏实
但是不能不说明他们过的很丰富
见识也是生活得一部分
我们可能真的缺乏了折腾的勇气
顶端 Posted: 2009-05-21 23:51 | [4 楼]
laru



性别: 保密 状态: 该用户目前不在线
头衔: ProTerranZergg
等级: 栋梁之材
家族: 国米阵线
发贴: 710
威望: 0
浮云: 1395
在线等级:
注册时间: 2006-05-14
最后登陆: 2014-02-22

5come5帮你背单词 [ stranger /'streind3ə/ n. 陌生人,外地人,异乡人 ]


Quote:
引用第13楼calitrean于2009-05-21 23:55发表的  :

当一家公司已经涣散了,然后又是减薪又是裁员,这种环境之下如果还是安安心心地没有任何跳槽的想法,只能说很佩服,反正俺是做不到。。。

所以HW的老员工的能力不敢恭维,但是眼光还是很厉害的
现在熬过来了
顶端 Posted: 2009-05-21 23:57 | [5 楼]
laru



性别: 保密 状态: 该用户目前不在线
头衔: ProTerranZergg
等级: 栋梁之材
家族: 国米阵线
发贴: 710
威望: 0
浮云: 1395
在线等级:
注册时间: 2006-05-14
最后登陆: 2014-02-22

5come5帮你背单词 [ weep /wi:p/ vi. 流泪,器泣 ]


呵呵
眼光确实很重要
不仅仅在工作中
谈婚论嫁的时候尤为重要
顶端 Posted: 2009-05-22 00:09 | [6 楼]
laru



性别: 保密 状态: 该用户目前不在线
头衔: ProTerranZergg
等级: 栋梁之材
家族: 国米阵线
发贴: 710
威望: 0
浮云: 1395
在线等级:
注册时间: 2006-05-14
最后登陆: 2014-02-22

5come5帮你背单词 [ rejoice /ri'd3əois/ vi. 欣喜,高兴,庆祝,欢乐;vt. 使欣喜,使高兴 ]


恩,工作可以连续不断的换
有的时候,频繁跳槽甚至是一种光荣
但是婚姻估计就相反了~~
呵呵
顶端 Posted: 2009-05-22 00:18 | [7 楼]
laru



性别: 保密 状态: 该用户目前不在线
头衔: ProTerranZergg
等级: 栋梁之材
家族: 国米阵线
发贴: 710
威望: 0
浮云: 1395
在线等级:
注册时间: 2006-05-14
最后登陆: 2014-02-22

5come5帮你背单词 [ talk /to:k/ n. 谈话,演讲,讲话;vt. 谈论,讨论;vi. 讲话,交谈,谈话 ]


可惜目前的情况是:
落花有意随流水,流水无心恋落花啊
顶端 Posted: 2009-05-22 00:23 | [8 楼]
laru



性别: 保密 状态: 该用户目前不在线
头衔: ProTerranZergg
等级: 栋梁之材
家族: 国米阵线
发贴: 710
威望: 0
浮云: 1395
在线等级:
注册时间: 2006-05-14
最后登陆: 2014-02-22

5come5帮你背单词 [ oak /əuk/ n. 橡树,橡木 ]


叫我说什么好呢?
顶端 Posted: 2009-05-22 00:29 | [9 楼]
laru



性别: 保密 状态: 该用户目前不在线
头衔: ProTerranZergg
等级: 栋梁之材
家族: 国米阵线
发贴: 710
威望: 0
浮云: 1395
在线等级:
注册时间: 2006-05-14
最后登陆: 2014-02-22

5come5帮你背单词 [ brown /braun/ n. & a. 棕色(的),褐色(的) ]


我更相信是阻尼运动:
暂时的拉远是为了以后的靠近直到合二为一!
顶端 Posted: 2009-05-22 00:34 | [10 楼]
laru



性别: 保密 状态: 该用户目前不在线
头衔: ProTerranZergg
等级: 栋梁之材
家族: 国米阵线
发贴: 710
威望: 0
浮云: 1395
在线等级:
注册时间: 2006-05-14
最后登陆: 2014-02-22

5come5帮你背单词 [ foot /fut/ n. 足,底部,英尺 ]


我一直在努力地用力
呵呵
顶端 Posted: 2009-05-22 00:49 | [11 楼]
laru



性别: 保密 状态: 该用户目前不在线
头衔: ProTerranZergg
等级: 栋梁之材
家族: 国米阵线
发贴: 710
威望: 0
浮云: 1395
在线等级:
注册时间: 2006-05-14
最后登陆: 2014-02-22

5come5帮你背单词 [ bull /bul/ n. & a. 公牛(似的),雄性(的),大型(的),庞大物体(的) ]


Quote:
引用第27楼calitrean于2009-05-22 00:59发表的  :

你比我强,我都没怎么用过力。。。

我更相信事在人为
付出了就一定不后悔
顶端 Posted: 2009-05-22 22:00 | [12 楼]
我来我网·5come5 Forum » 工作交流

Total 0.096250(s) query 6, Time now is:11-23 09:06, Gzip enabled
Powered by PHPWind v5.3, Localized by 5come5 Tech Team, 黔ICP备16009856号