我来我网
https://5come5.cn
 
您尚未 登录  注册 | 菠菜 | 软件站 | 音乐站 | 邮箱1 | 邮箱2 | 风格选择 | 更多 » 
 

本页主题: NVIDIA2007校园招聘职位、网申及宣讲会日程 显示签名 | 打印 | 加为IE收藏 | 收藏主题 | 上一主题 | 下一主题

sundy



性别: 保密 状态: 该用户目前不在线
头衔: 一失足成千古恨
等级: 字幕组
发贴: 2599
威望: 0
浮云: 790
在线等级:
注册时间: 2005-09-19
最后登陆: 2008-03-09

5come5帮你背单词 [ trail /treil/ vt. 跟踪,追踪;n. 足迹,痕迹,小路 ]


NVIDIA2007校园招聘职位、网申及宣讲会日程

公司网址:www.nvidia.com


公司简介
NVIDIA Corporation (Nasdaq: NVDA) is the worldwide leader in programmable graphics processor technologies.

The Company creates innovative, industry-changing products for computing, consumer electronics, and mobile devices. The NVIDIA graphics processing unit (GPU) and media and communications processor (MCP) brands include NVIDIA GeForce, NVIDIA GoForce, NVIDIA Quadro, and NVIDIA nForce. These product families are transforming visually-rich applications such as video games, film production, broadcasting, industrial design, space exploration, and medical imaging.

Additionally, NVIDIA invents and delivers industry-shaping technologies, including NVIDIA SLITM technology, a revolutionary approach to scalability and increased performance; and NVIDIA PureVideoTM high-definition video technology.

The world leading PC and Handset OEMs incorporate NVIDIA technology into their products, including Apple, Dell, Fujitsu Siemens, Gateway, HP, IBM, Lenovo, LG, Medion, Mitsubishi, Motorola, MPC, NEC, Samsung, Sony Electronics, Sony Ericsson, and Toshiba.

In the channel, NVIDIA partners with a broad range of system builders, such as Alienware, Falcon Northwest, HCL, SAHARA and Shuttle, to deliver solutions at every price point.

In addition, NVIDIA products have been adopted by the world''s leading add-in card and motherboard manufacturers, including ASUS, BFG, EVGA, Foxconn, GIGABYTE, MSI, Palit, Point of View, and XFX.

In the professional graphics arena, NVIDIA solutions are transforming industries and applications at organizations such as Mass General Hospital, NASA, and Oak Ridge National Laboratory.

NVIDIA has received numerous business and technology awards, including Fortune''s Fastest Growing Companies (2003), Wired Magazine''s Top 40 (2003 and 2005), Stanford Business School''s Entrepreneurial Company of the Year (2003), Fortune''s Best Companies to Work For (2004), Forbes Platinum List (2006), and Best of CES 2006. NVIDIA is headquartered in Santa Clara, California and employs more than 3,000 people worldwide.

"Our success is a direct result of our employees'' vision, talent and passion to build market-changing products that touch the lives of millions."
~ Jensen Huang, CEO

作为图形技术和数字媒体处理器行业领袖,NVIDIA极富进取精神的企业文化,鼓舞和激励我们世界顶尖的工程师和开发人员立志成为行业翘楚。我们已经创造了一个尊重人才和注重协作的工作环境。NVIDIA目前已经全资在中国上海的和深圳分别设立了研发中心并在北京设立了分公司,迅速成长为拥有240人以上的中国精英团队。

我们求贤若渴,诚募能够尽情玩乐、高效工作、永不言输的工程师,他们将引领图形处理行业的未来发展。可视化计算行业是一个竞争异常激烈的高风险行业,为了保持市场领袖地位,我们需要最聪明、最具创新能力的工程技术人才。我们今天所做的一切,都是为了创造一个更加美好的未来!

Endless Opportunity, Apply Today…

欲获更多信息,欢迎访问公司全球网站http://www.nvidia.com,或中文网站http://www.nvidia.cn


网上职位申请:
2006年9月26日0时-2006年10月18日24时立即筛选简历
2006年10月19日0时-2006年11月5日24时稍后筛选简历




招聘职位


System Design Engineer
LOCATION:   深圳
 
LOCATION: Shenzhen, China

Design board level products with NVIDIA’s state-of-the-art silicon ASICs. A dream job for you to put what you learn in theory into real world products. See your contributions on the shelf of computer stores, inside computer systems, and even Rover on Mars! If you think you are good at circuit design, analysis, electronic components characteristics, and most importantly, with innovation in mind, you are welcome to take the challenge!

RESPONSIBILITIES:
- High speed board design, testing and validation
- Signal quality measurement and analysis of high speed busses such as PCI Express, GDDR3, DC/DC power design, analog and digital display signals
- Contribute expertise and experiences on PCB layout with consideration of signal integrity and EMC.

MINIMUM REQUIREMENTS:
- BS/MSEE preferred
- Strong knowledge of electronics components, high speed circuitry design, and circuitry analysis
- Software programming, e.g. C++, Java, is preferred
- Knowledge with some of CAD software, e.g. Allegro, is preferred
- Can do attitude
- High energy
- Desire to learn new things and take challenges
- Ability to learn complex concepts in a fast pace environment
- Quick thinking and good decision making skills
- Good communication skills in English (written and oral)

 

Board Product Engineer
LOCATION:   深圳

 
LOCATION: Shenzhen, China

RESPONSIBILITIES:
- Qualify memory subsystem on NVIDIA boards
- Collect and analyze signal integrity data using high speed oscilloscopes
- Work with NVIDIA engineering groups to support released boards
- Work with new derivative boards or new boards with alternate components
- Collect and analyze signal integrity of affected circuits using advanced test equipment
- Work with SW team to generate BIOS and ensure BIOS works on new boards
- Regular interaction with hardware, board design, and software teams

MINIMUM REQUIREMENTS:
BSEE (or equivalent) required, MSEE (or equivalent) desired. Must have the ability to work well in a team environment and have good written and verbal communication skills.

 

Compliance Engineer
LOCATION:   深圳

 
LOCATION: Shenzhen, China

You will be a member of Nvidia Compliance Engineering team in our Shenzhen Design Center. The major function of this group is to aggressively design and develop high performance 3D graphics system products.

RESPONSIBILITIES:
Your responsibility will include signal integrity analysis, EMC testing, and optimization, product safety design. You will also work with 3rd party independent laboratories and agencies for product compliance approvals.

MINIMUM REQUIREMENTS:
Qualified candidate should have a BSEE, MSEE preferred. Favored to have major in Microwave or radio technology. A good knowledge of transmission line analysis, lab measurement tools such as oscilloscopes and spectrum analyzers is a plus. Communication skills in English are required.

 


Physical Design Engineer
LOCATION:   上海

 
LOCATION: Shanghai, China

RESPONSIBILITIES:
- Responsible for all aspects of physical design and implementation of Graphics processors, integrated chipsets and other ASICs targeted at the desktop, laptop, workstation, set-top box and home networking markets.
- Participating in the efforts in establishing CAD and physical design methodologies, flow automation, chip floorplan, power/clock distribution, chip assembly and P&R, timing closure, - Static timing analysis, power and noise analysis and back-end verification across multiple projects.

MINIMUM REQUIREMENTS:
- MSEE or MSCS
- project experience in VLSI physical design implementation on 0.15u, 0.13u, or 90 nanometer technology.
- Understanding of custom Macro blocks such as RAMs, CAMs, high-speed IO drivers.
- Understanding Timing closure, clock/power Distribution and analysis, RC Extraction and correlation, place and route and tapeout issues.
- Working knowledge of deep sub-micron routing issues as they relate to power and timing.
- Circuit level comprehension of time critical paths. Spice experience a plus.
- Experience with P&R and timing analysis CAD tools from Synopsys (Astro/PC/dc_shell/pt_shell/STAR-RC), Cadence (FE/Nanoroute), Sequence (Physical Studio) or Magma.
- Proficiency using Perl, TCL, Scheme, Make scripting is preferred.
- Courses taken in digital design, logic design and verilog synthesis

 


SW Application Engineer
LOCATION:   上海

 
LOCATION: Shanghai, China

RESPONSIBILITIES:
- Provide technical design/identification/debugging support on video BIOS for customers’ projects with NV notebook GPU solution.\
- Communicate and work with customers, China/Taiwan FAE/AE and H.Q. to provide solution for customers’ issues.
- Interface at technical level with HW and SW engineers for design assistance and problem solving.
- Help to design/debug/qualify the notebook evaluation boards
- Help to develop the SW utility and tool for customers’ request/verification during development and mass production stage, also to improve the debugging efficiency.
- Help to do SW QA job to duplicate issue/verify fix and do the basic test
- Help to generate control file to track/monitor SW status/progress for all projects

MINIMUM REQUIREMENTS:
- Knowledge on some OSs like Microsoft Windows and SW application
- Knowledge and programming skill on assembly and C language
- BS or MS of computer science or equivalent.
- Must be able to read, write and speak good English to be able to communicate with multinational sites.

 


HW Application Engineer
LOCATION:   上海

 
LOCATION: Shanghai, China

RESPONSIBILITIES:
- Provide technical design/identification/debugging support on GPU HW side for customers’ projects with NV notebook GPU solution.
- Communicate and work with customers, China/Taiwan FAE/AE and H.Q. to provide solution for customers’ issues.
- Interface at technical level with HW and SW engineers for design assistance and problem solving.
- Help to design/debug/qualify the notebook evaluation boards
- Help to do the signals measurement, analysis and qualification on customers’ platforms and generate test utility like Mods for the usage of customers’ production line.
- Help to do the technician job to duplicate issue/verify fix and do the workaround and test
- Help to generate control file to track/monitor SW status/progress for all projects

MINIMUM REQUIREMENTS:
- Good knowledge and experience with oscilloscope, logic analyzer, OHM meter etc.
- Good Knowledge on fundamental EE theory
- BS or MS of EE or equivalent.
- Must be able to read, write and speak good English to be able to communicate with multinational sites.



CIRCUIT DESIGN ENGINEER
LOCATION:   上海

 
LOCATION: Shanghai, China

RESPONSIBILITIES:
- High performance, low power custom circuit design for graphics processors.
- Circuit architecting, simulation and characterization of embedded memory and datapath.
- Logic equivalence checking and transistor level function verification
- Participating in establishing CAD flow for circuit design.
- Layout floorplanning and supervision.

MINIMUM REQUIREMENTS:
- BSEE minimum, MSEE preferred.
- Strong background in deep submicron CMOS process and device.
- Good knowledge in high speed circuit design techniques.
- Understanding of on-chip interconnet and signal integrity.
- Experience in circuit simulation, schematic capture and layout verification CAD tools.
- Must be a team player with effective written and verbal communication skills.
- Ability to learn quickly and work independently.

 


GPU Physical Design Engineer  
LOCATION:   上海

 
LOCATION: Shanghai, China

As a member of GPU Physical Design Team, you will be responsible for running Static Timing Analysis (STA) on our industry leading SoC designs. In addition to be a key member of the timing closure team, you will also have opportunities to work in other areas of ASIC design and development.

RESPONSIBILITIES:
- Run Static Timing Analysis (STA) at the both the block and full chip level using industry standard STA tools
- Work in conjunction with Place and Route Engineers to achieve timing closure
- Develop tcl and dc-shell scripts for performing ECO's.
- Contribute to the ongoing development and enhancement of our entire timing methodology

MINIMUM REQUIREMENTS:
- BS/MS in Electrical Engineering or Computer Science
- Strong RTL programming ability: C/C++ and Perl preferred.
- Great interest in the area of ASIC physical design, Static Timing Analysis and RTL
- Intellectual honest, team player, creative, direct, high standard work quality


 


Graphics Architect
LOCATION:   上海

 
LOCATION: Shanghai, China

RESPONSIBILITIES:
- Develop algorithms and design hardware extending the state of the art in hardware support for computer graphics. Working within a team of graphics architects to document, design, develop functional and performance simulators, validate, and verify each new chip.
- Develop tests, testplans, and testing infrastructure for new graphics architectures.
- Develop methodologies and tools for validating test results.
- Design and implement automated testing strategies. Test and debug CMODELs, RTL simulation and real silicon.
- Write and run low-level graphics tests which expose architectural performance characteristics of competitors' graphics chips. Compare results with NVIDIA graphics chips. Find shortcomings and strong points of each. Work with architects to determine underlying causes. Publish and maintain results.

MINIMUM REQUIREMENTS:
- BS/MS in CS, EE or Math
- Great interest in the algorithms of computer graphics
- Relevant industrial experience preferred. Relevant industries include PC or workstation graphics hardware or software development, digital video or image processing, video game software development, rendering software or tools development.
- Strong C, C++ programming ability: Perl preferred.
- Intellectual honest, team player, creative, direct, high standard work quality

 


GPU ASIC Engineer
LOCATION:   上海

 
LOCATION: Shanghai, China

- ASIC Design for graphics/video processors.
- Micro-architecture definition; working closely with graphics and system architects.
- RTL design, verification, emulation, synthesis, timing, and silicon bring-up.

RESPONSIBILITIES:
- Senior or Lead ASIC / Logic Design engineers with previous experience in Video, Graphics, Microprocessor Design, SOC design, or Multimedia ASIC design.
- Strong logic design and verification skills.
- Verilog and Synopsys experience required. Primetime experience desirable.
- Programming skills in C and/or PERL.
- Good communication skills and proven ability to work well within a team.
- The ideal candidate will be familiar with all aspects of the frontend ASIC design flow including RTL design, verification, synthesis, and timing analysis

MINIMUM REQUIREMENTS:
- BS/MS in CS or EE
- Strong RTL programming ability: C/C++ and Perl preferred.
- Intellectual honest, team player, creative, direct, high standard work quality


 


OEM Project Manager
LOCATION:   南京

 
 
 


2006校园行安排

                宣讲会安排           笔试安排           面试安排

东南大学
10月19日(星期四)14:00-16:30群贤楼报告厅 10月19日(星期四) 10月20日(星期五)

华南理工大学
10月19日(星期四)14:00-16:30逸夫科学馆报告厅 10月19日(星期四) 10月20日(星期五)

电子科技大学
10月23日(星期一)14:00-16:30国际会议厅 10月23日(星期一) 10月24日(星期二)

西安交通大学
10月26日(星期四)14:00-16:30就业办一楼信息发布大厅 10月26日(星期四) 10月27日(星期五)

清华大学
10月29日(星期日)19:00-21:00就业指导中心多功能厅 10月30日(星期一) 10月30日(星期一)

浙江大学
11月1日(星期三)14:00-16:30玉泉校区教7影视厅 11月2日(星期四) 11月2日(星期四)

华中科技大学
11月3日(星期五)14:00-16:30 大学生活动中心305教室 11月3日(星期五) 11月4日(星期六)

复旦大学
11月3日(星期五)14:00-16:30新闻学院蔡冠深报告厅 11月4日(星期六) 11月5日(星期日)

上海交通大学
11月3日(星期五)19:00-21:00闵行校区光彪楼报告厅 11月4日(星期六) 11月5日(星期日)
顶端 Posted: 2006-09-26 22:39 | [楼 主]
我来我网·5come5 Forum » 求职信息

Total 0.009246(s) query 4, Time now is:11-22 00:37, Gzip enabled
Powered by PHPWind v5.3, Localized by 5come5 Tech Team, 黔ICP备16009856号